Kestrel-3

Timeline
Login

Many hyperlinks are disabled.
Use anonymous login to enable hyperlinks.

8 check-ins using file cores/cpu/MStatus_formal.v version 6a73cad59a

2019-05-02
04:44
Remove from nmigen import * in favor of explicit imports check-in: 00a555b8ef user: kc5tja tags: trunk
03:21
Thank you Luke Kenneth Casson Leighton for this contribution. This shows me both where I went wrong in my previous attempts to apply nmigen towards formal verification, but also a better interface to make formal tests run automatically than through a stack of mostly-but-not-exactly-identical Makefile rules. I will start evolving the codebase to use this new approach. check-in: c2e3819404 user: kc5tja tags: trunk
2019-04-29
06:52
Updating spec and PSP check-in: d1cdbff14a user: kc5tja tags: trunk
2019-04-09
05:23
Add (M)CYCLE, (M)INSTRET check-in: 6c559135a3 user: kc5tja tags: trunk
01:16
Implement MIP register check-in: 615dbc6e78 user: kc5tja tags: trunk
2019-04-08
07:19
Complete CSRU. No I/Os to outside world yet, though, but those can be added later. From CPU's POV, all CSRs are implemented and properly handle WLRL fields. check-in: e67e2d5951 user: kc5tja tags: trunk
00:30
Remove commented old code. check-in: fcac6fca38 user: kc5tja tags: trunk
00:29
Convert MSTATUS and MIE to use MemCSR check-in: 6074d7325c user: kc5tja tags: trunk