Check-in [5aebb7287d]

Many hyperlinks are disabled.
Use anonymous login to enable hyperlinks.

Overview
Comment:Added notes on FlashMagic configuration to the LPC project's documentation.
Timelines: family | ancestors | descendants | both | trunk
Files: files | file ages | folders
SHA1: 5aebb7287d09573088414f7ac541ad9cfd1431c6
User & Date: rberteig 2015-07-02 22:05:55
Context
2015-07-08
01:15
(untested) Work in progress on improving PDM to PCM conversion by re-arranging the CIC filter structure for better bit depth. check-in: be8cfef484 user: rberteig tags: better-CIC
2015-07-02
22:05
Added notes on FlashMagic configuration to the LPC project's documentation. Leaf check-in: 5aebb7287d user: rberteig tags: trunk
2015-07-01
23:14
Merged packet recording and adjustable threshold features to trunk for today's blog post. check-in: 957d720ccc user: rberteig tags: trunk
Changes
Hide Diffs Unified Diffs Ignore Whitespace Patch

Changes to LPCWorkspace/PDMSPL/Readme.md.

145
146
147
148
149
150
151

































152
153
154
155
156
157
158
    and `TXD` (J1.7). The firmware operates at 115.2 kbaud, 8 bits, no parity. ISP 
    will autobaud, and was tested at that same configuration.
  * Ground `ISP` and reset board to enter ISP mode.

See the SPLear data sheet, user's guide, and the blog for more documentation, 
tutorials, and examples.



































### LPCXpresso LPC800 Demo Board

Connect a 3.3V logic level serial port to the demo board, either using
the FTDI footprint at J7 or by accessing pins marked `GNDX` (J6-1),
`PIO0_0-ISP_RX` (J6-10), and `PIO0_4-ISP_TX` (J6-9). Do be very
mindful about the warning to not use a 5V FTDI cable with J7 as that







>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>
>







145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
    and `TXD` (J1.7). The firmware operates at 115.2 kbaud, 8 bits, no parity. ISP 
    will autobaud, and was tested at that same configuration.
  * Ground `ISP` and reset board to enter ISP mode.

See the SPLear data sheet, user's guide, and the blog for more documentation, 
tutorials, and examples.

#### ISP with FlashMagic

The SPLear firmware can be reprogrammed through the built-in bootloader's ISP protocol. 
To do this you need a 3.3V logic level serial connection to pins `RXD` and `TXD` referenced
to `GND` and supply between 3.3V and 5V at the `VCC` pin. An FTDI or similar USB serial 
cable with 3.3V logic level outputs will work fine.

You also need to be able to push the reset button while grounding the `ISP` pin.

The [FlashMagic][fm] tool is the ISP flash utility that NXP recommends. It is a commercial 
product that is free for non-production use.

  [fm]: http://www.flashmagictool.com/
  
With FlashMagic open, make the following settings in its UI:

    Select:           LPC812M101FDH16
    Flash Bank:       (blank)
    COM Port:         (pick your serial port)
    Baud Rate:        9600   (faster should work)
    Interface:        None (ISP)
    Oscillator (MHz): 24

Check at least one of the Erase options.

Select your HEX file. The Release build is in `...\LPCWorkspace\PDMSPL\Release\PDMSPL.hex`
in this workspace as configured. You only have to do this once per session, it will re-read
the file each time you program a chip so you can compile, flash, and test.

If you have been using a terminal interactively, exit or have it close the serial port.

Click the big START button to program.


### LPCXpresso LPC800 Demo Board

Connect a 3.3V logic level serial port to the demo board, either using
the FTDI footprint at J7 or by accessing pins marked `GNDX` (J6-1),
`PIO0_0-ISP_RX` (J6-10), and `PIO0_4-ISP_TX` (J6-9). Do be very
mindful about the warning to not use a 5V FTDI cable with J7 as that